M Prasannakumar

@srcas.ac.in

Assistant Professor, Department of Electronics
Sri Ramakrishna College of Arts and Science

M Prasannakumar


            Download Compact PDF  
https://researchid.co/prasannakumar

EDUCATION

MSc., M.B.A., M.Phil., (

RESEARCH INTERESTS

Electronics, Digital Circuit Design, VLSI System Design, Thin Films
10

Scholar Citations

2

Scholar h-index

RECENT SCHOLAR PUBLICATIONS

  • Predicting the Progression of Diabetes Mellitus using Deep Neural Networks
    AS Musthafa, L Murugan, M Prasannakumar, PS Immaculate, E Mohanraj, ...
    2025 9th International Conference on Electronics, Communication and … , 2025
    2025.0
  • SYNERGISTIC MULTI-TECHNIQUE OPTIMIZATION FOR ADVANCED FPGA DESIGNS
    DMP Dr M.Thamarai selvan
    Juni Khyat 15 (7), 47-51 , 2025
    2025.0
  • IMPLEMENTATION OF EFFICIENT DIVISION OPERATION IN ARITHMETIC LOGIC UNIT BY IMPLEMENTING VEDIC MATHEMATICAL ALGORITHMS TO IMPROVE THE PERFORMANCE OF THE PROCESSOR
    DP Mani
    Juni Khyat 15 (4), 163-168 , 2025
    2025.0
  • CNG GAS LEAKAGE AND ACCIDENT PREVENTION SYSTEM FOR CNG AUTOMOBILES
    MMP K ELANGKUMARAVELAN
    International Journal of Novel Research and Development (IJNRD) 9 (April … , 2024
    2024.0
  • Strategies for Optimizing Low Power in VLSI System Design: A Comprehensive Analysis of Network Sensors
    MP M.Thamarai selvan
    Indian Journal of Natural Sciences 15 (83), 72388-7294 , 2024
    2024.0
  • WOMEN SAFETY DEVICE USING IOT
    MMP Ms. V. Rithika
    International Research And Review 1 (1), 54-59 , 2024
    2024.0
  • A smart diabetic patient monitoring system based on IoT
    DMT Mr M Prasannakumar
    International Research and Review 1 (10), 7-10 , 2023
    2023.0
  • DESIGN AND IMPLEMENTATION OF CARRY SELECT ADDER FOR MINIMIZING THE PATH DELAY OF PROCESSORS
    DRT M. Prasannakumar
    Ciencia and Engenharia/ Science and Engineering Journal, 118-125 , 2021
    2021.0
  • Implementation of Carry Select Adder based Vedic Multiplier for minimizing the path delay and to increase the efficiency of the processor
    M Prasannakumar, R Thangavel
    2021.0
    Citations: 1
  • Fly Back Converter Based Energy Storage System Using FPGA
    MT Selvan, M Prasannakumar, JC Babu
    International Journal of Modern Electronics and Communication Engineering … , 2019
    2019.0
  • A Review - Performance analysis of various Multipliers for the design of digital processors
    DRT M.Prasannakumar.
    International Journal of Modern Electronics and Communication Engineering … , 2018
    2018.0
    Citations: 1
  • Comparative Analysis of Adders Parallel-Prefix Adder for Their Area, Delay and Power Consumption
    V Sidharthan, M Prasannakumar
    International Journal of Scientific Research in Science and Technology 4 (5 … , 2018
    2018.0
    Citations: 4
  • Comparitive Analysis of Brent-Kang & Kogge- Stone Parallel-Prefix Adder for Their Area, Delay & Power Consumption
    M Prasannakumar, V Sidharthan, DK Gopalakrishnan
    INDIAN JOURNAL OF APPLIED RESEARCH 5 (10), 480-481 , 2015
    2015.0
    Citations: 3
  • Implementation of Parallel Multiplier 4x4 Low Power Design Using FPGA
    MP Kumar, KA Kumar
    Journal of NanoScience and NanoTechnology 2 (2), 182-187 , 2014
    2014.0
    Citations: 1
  • A REVIEW-VLSI DESIGN AUTOMATION USING ARTIFICIAL NEURAL NETWORK
    M Prasannakumar, M ThamaraiSelvan
    Research Trends in Multidisciplinary subjects-Volume 2, 238 , 0

MOST CITED SCHOLAR PUBLICATIONS

  • Comparative Analysis of Adders Parallel-Prefix Adder for Their Area, Delay and Power Consumption
    V Sidharthan, M Prasannakumar
    International Journal of Scientific Research in Science and Technology 4 (5 … , 2018
    2018.0
    Citations: 4
  • Comparitive Analysis of Brent-Kang & Kogge- Stone Parallel-Prefix Adder for Their Area, Delay & Power Consumption
    M Prasannakumar, V Sidharthan, DK Gopalakrishnan
    INDIAN JOURNAL OF APPLIED RESEARCH 5 (10), 480-481 , 2015
    2015.0
    Citations: 3
  • Implementation of Carry Select Adder based Vedic Multiplier for minimizing the path delay and to increase the efficiency of the processor
    M Prasannakumar, R Thangavel
    2021.0
    Citations: 1
  • A Review - Performance analysis of various Multipliers for the design of digital processors
    DRT M.Prasannakumar.
    International Journal of Modern Electronics and Communication Engineering … , 2018
    2018.0
    Citations: 1
  • Implementation of Parallel Multiplier 4x4 Low Power Design Using FPGA
    MP Kumar, KA Kumar
    Journal of NanoScience and NanoTechnology 2 (2), 182-187 , 2014
    2014.0
    Citations: 1
  • Predicting the Progression of Diabetes Mellitus using Deep Neural Networks
    AS Musthafa, L Murugan, M Prasannakumar, PS Immaculate, E Mohanraj, ...
    2025 9th International Conference on Electronics, Communication and … , 2025
    2025.0
  • SYNERGISTIC MULTI-TECHNIQUE OPTIMIZATION FOR ADVANCED FPGA DESIGNS
    DMP Dr M.Thamarai selvan
    Juni Khyat 15 (7), 47-51 , 2025
    2025.0
  • IMPLEMENTATION OF EFFICIENT DIVISION OPERATION IN ARITHMETIC LOGIC UNIT BY IMPLEMENTING VEDIC MATHEMATICAL ALGORITHMS TO IMPROVE THE PERFORMANCE OF THE PROCESSOR
    DP Mani
    Juni Khyat 15 (4), 163-168 , 2025
    2025.0
  • CNG GAS LEAKAGE AND ACCIDENT PREVENTION SYSTEM FOR CNG AUTOMOBILES
    MMP K ELANGKUMARAVELAN
    International Journal of Novel Research and Development (IJNRD) 9 (April … , 2024
    2024.0
  • Strategies for Optimizing Low Power in VLSI System Design: A Comprehensive Analysis of Network Sensors
    MP M.Thamarai selvan
    Indian Journal of Natural Sciences 15 (83), 72388-7294 , 2024
    2024.0
  • WOMEN SAFETY DEVICE USING IOT
    MMP Ms. V. Rithika
    International Research And Review 1 (1), 54-59 , 2024
    2024.0
  • A smart diabetic patient monitoring system based on IoT
    DMT Mr M Prasannakumar
    International Research and Review 1 (10), 7-10 , 2023
    2023.0
  • DESIGN AND IMPLEMENTATION OF CARRY SELECT ADDER FOR MINIMIZING THE PATH DELAY OF PROCESSORS
    DRT M. Prasannakumar
    Ciencia and Engenharia/ Science and Engineering Journal, 118-125 , 2021
    2021.0
  • Fly Back Converter Based Energy Storage System Using FPGA
    MT Selvan, M Prasannakumar, JC Babu
    International Journal of Modern Electronics and Communication Engineering … , 2019
    2019.0
  • A REVIEW-VLSI DESIGN AUTOMATION USING ARTIFICIAL NEURAL NETWORK
    M Prasannakumar, M ThamaraiSelvan
    Research Trends in Multidisciplinary subjects-Volume 2, 238 , 0